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1 Introduction
1.1 Background
The rst nation wide mobile phone network in Sweden was the Nordic Mobile
Telephony or NMT network. To be able to allow more than one user at the
same time, each terminal was assigned a dierent frequency. The NMT network
is referred to at the rst generation or 1G of mobile networks.
The most common mobile network in use today is the Global System for
Mobile Communication or GSM network. At present the GSM network is mainly
used for speech services and simple messaging services like Short Messaging
Service (SMS). The introduction of the Wireless Application Protocol or WAP
gave the GSM users the possibility to use World Wide Web services. In a
GSM network the Time Division Multiple Access allows more then one user to
use the network at the same time. The GSM network is often called the second
generation mobile network or 2G. For more information on GSM see for example
[7].
The third generation or 3G of mobile networks will oer speech and data
services just as the GSM network, but at much higher data rates. The third gen-
eration mobile network uses Code Division Multiplexing or CDMA instead. In a
CDMA system many users share both time and frequency, this is accomplished
by assigning a unique spreading code to each transmitter as further described
below. Another advantage with CDMA is the possibility to allow each user to
have access to multiple data channels with variable bit rates. This is accom-
plished by assigning an orthogonal code to each individual data channel within
the same transmitter. The system that will be used in Europe is called Wide
band Code Division Multiplex or WCDMA and is a CDMA system.
When a user wants to download large amounts of data from the base station
to the terminal, the data rates achieved might be to low. To be able to further
increase peak data rates, new modulation techniques together with new proto-
cols will be introduced. One such protocol is the High Speed Downlink Packet
Access or HSDPA, which is an evolution of WCDMA. One idea in HSDPA is to
direct a very big portion of a base stations total power to one user for a short
period of time. This together with new modulation techniques will hopefully
give great improvements to peak data rates. HSDPA also introduces new pro-
tocols at higher levels, but that is beyond the scope of this thesis. HSDPA will
be present along the basic services in 3G. The goal of HSDPA is to be able to
deliver very high data rates if the receiving conditions are propitious.
1.2 Problem Formulation
When changing modulation technique, the requirements of both transmitter and
receiver increase. This thesis focuses on the problems that might occur due to
imperfections in the receiver. The main focus is how Automatic Gain Control
(AGC) degrades performance. For more information on dierent modulation
techniques see for example [1]. To investigate this, a number of simulations will
be made. Dierent AGC parameters will be investigated together with general
parameters in the communication system. All simulations will be made in a
self made simulation environment implemented in Matlab. Implementing the
simulation environment is the most time consuming part of the thesis work and
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thus the main part. The goal of this thesis is to try to isolate important param-
eters in the AGC and to evaluate how much the influence of these parameters
degrades the total performance of 16QAM in means of raw bit error. There is
no intention to truly optimize the parameters, but to gain an understanding of
where problems might occur.
2
2 A WCDMA Transmission System
2.1 Transmitter
This section describes the basic principles of a WCDMA communication system.
This thesis only describes the link between base station and user equipment or
UE. This link is referred to as the down link. First a transmitter will be de-
veloped, then a multi path fading channel model will be described and nally a
receiver structure able to cope with the multi path properties of the communi-
cation channel will be suggested.
Bit Stream
Channel 1
Bit Stream
Channel n
Filter I/QΣ
16QAM
QPSK
16QAM
QPSK
Orthogonal Code n
Orthogonal Code 1
Pseudo Binary Sequence
a) b) c) d) e) f)
Figure 1: A WCDMA base station transmitter contains: a) binary to complex
mapping (either QPSK or 16QAM), b) orthogonal spreading, c) power weight-
ing, d) multiplication with a pseudo binary sequence, e) low pass ltering and
f) radio modulation (I/Q).
2.1.1 Coding and Interleaving
The rst step in the transmitter chain is coding and interleaving of the raw
signal. This is used to correct bit errors. This is however beyond the scope of
this thesis, so from here on we will only investigate the raw error rate, without
coding and interleaving. The bit stream displayed in Figure 1 is the bit stream
after coding and interleaving. For a description of coding and interleaving see
e.g. [1].
2.1.2 Binary To Complex Mapping
To be able to transmit a binary sequence over a radio channel the binary se-
quence has to be transformed to an analog waveform. One way to do this is
to rst map the binary digits to complex symbols using e.g. QPSK or 16QAM
modulation. This is represented as block a) in Figure 1. For more informa-
tion concerning dierent modulation techniques see [1]. The binary sequence
is mapped to complex symbols using gray coding (see gure 2). The reason
for this coding is that if a received symbol is misinterpreted as a neighboring
3
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Figure 2: Quadrature Phase Shift Keying (QPSK) and 16 Quadrature Ampli-
tude Modulation (16QAM) signal space diagram
symbol only one of the data bits will be wrong. In QPSK there are 4 dierent
symbols, one in each quadrant of the complex space. This implies that each
symbol represents two information bits. The modulation scheme 16QAM on
the other hand has 16 evenly spaced symbols, therefore every symbol represents
4 bits.
2.1.3 Spreading
A Code Division Multiple Access or CDMA system is built on the principle that
a narrow band signal i spreaded to a much wider bandwidth and therefore is less
sensitive to disturbances. The technology was rst used by the military in the
1950s. In a general CDMA system each complex user symbol U is multiplied
with a complex spreading sequence, referred to as chips. The length of this
sequence is called the spreading factor Sf . As a result of this the sequence will
have a rate of R times Sf where R is the user symbol rate. That is, for each user
symbol an entire sequence of length Sf is transmitted. The reason for the name
spreading is that a narrow band signal is widened, spread, to a wider spectrum.
As a result of this all user data signals, independent of bandwidth, occupy the
same bandwidth after spreading. Spreading is represented as block b) in Figure
1.
In WCDMA,which is a cellular CDMA system, each transmitter can use
several independent data channels. Each channel n is assigned a real valued
spreading sequence Con. The sequence C
o
n is chosen to be orthogonal to all other
spreading codes within the same transmitter. One way to choose such codes is
to use the so called Walsh Code Tree, see Appendix A. To be able to support
variable data rates in WCDMA the orthogonal spreading codes can be chosen to
have dierent lengths. The length is chosen so the total chip rate after spreading
is constant equal to 3840000 chips per second (cps). The spreading factor can
be chosen as multiples of 2 in the interval [4,512] which implies symbol rates
between 960k symbols per second (sps) and 7.5ksps. A commonly used unit in
WCDMA contexts is a slot. A slot is dened as 2560 chips. For more details on
WCDMA see [3].
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Figure 3: First each user symbol is multiplied with a Walsh code of length 4.
This corresponds to a spreading factor Sf = 4. Then the spread user sequence is
chip-wise multiplied with a pseudo random sequence. The resulting sequence is
then transmitted. In this example only the real parts of the complex sequences
are considered. For simplicity only one channel is considered.
The spread user symbol sequence from channel n can be written as
Son;i;j;k = C
o
n;i;j;k  Un;j;k (1)
The notation above gives the signal of interest from channel n, for chip i in
symbol j and slot k, where i = 0; 1:::Sf − 1 and j = 0; 1:::Ns − 1. The user
symbols Un;j;k are constant during one symbol (i = 0:::Sf − 1) and Ns denotes
the number of symbols per slots
Ns =
2560
Sf
After spreading, all dierent channels are weighted and added together in
the transmitter:
Soi;j;k =
X
n
n;k  Son;i;j;k (2)
Equation (2) corresponds to part c) in Figure 1.
To be able to distinguish between dierent transmitters the weighted sum
Si;j;k is then multiplied with a complex pseudo random sequence denoted C
pn
i;j;k
Si;j;k = Soi;j;kC
pn
i;j;k (3)
Equation (3) corresponds to part d) in Figure 1 Because of the white noise
properties of Cpni;j;k all other transmitters will appear as a white noise distur-
bances at the receiver. For a graphical representation of spreading see gure
3.
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To gain further understanding of the principles behind WCDMA a short ex-
ample will be given. Let us assume that the binary sequences [10] and [00110110]
are to be transmitted on two dierent channels. Channel one could for exam-
ple be a slow speech channel whereas channel two could be a high speed video
channel. To achieve dierent data rates spreading codes of dierent lengths
must be chosen. Channel one will be assigned the real valued spreading code
[1,1,1,1,-1,-1,-1,-1] and channel two the spreading code [1,1,-1,-1]. These two
codes are orthogonal to each other. To further increase the data rate of chan-
nel two 16QAM modulation will be used whereas the slow channel one will use
QPSK modulation. First the binary sequences are transformed to a complex
representation according to gure 2. The two complex representations would
then be:
U1 =
1p
2
[1− i]
U2 =
1p
10
[3 + 3i;−1 + 3i]
To simplify calculations the complex symbols are normalized so that a sequence
of symbols which are equally probable has mean power 1. After spreading, the
complex sequences are given by:
So1 =
1p
2
[1− i; 1− i; 1− i; 1− i;−1 + i;−1 + i;−1 + i;−1 + i]
S02 =
1p
10
[3 + 3i; 3 + 3i;−3− 3i;−3− 3i;−1 + 3i;−1 + 3i; 1− 3i; 1− 3i]
Then both sequences are weighted with 1 and 2 respectively and added
together. To be able to separate dierent transmitters from each other the
weighted sum is chip wise multiplied with a complex pseudo random sequence.
The next step is ltering and I/Q modulation which is covered in the next
section.
2.1.4 Filtering and I/Q Modulation
To contain RF bandwidth the complex sequence Si;j;k has to be ltered through
a low pass lter. This can be represented by rst converting the complex se-
quence Si;j;k to a continuous complex function given by
s(t) =
1X
k=0
Ns−1X
j=0
Sf−1X
i=0
 (t− Tc[i + Sf (j + kNs)])  Si;j;k (4)
where Tc denotes the pulse length. In WCDMA Tc = 13:84MHz  0:26s. Fur-
ther let
sf (t) = s(t)  h(t) (5)
denote the convolution between the complex function and a pulse shaping lter
h(t). This ltering is represented as block e) in Figure 1. At the receiver the
received signal is once again ltered through h(t) and thus the total lter is
h(t)  h(t). The received signal is then sampled at chip rate. To avoid inter
symbol interference at the receiver, h(t) is often chosen so that h(t)h(t) has its
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Figure 4: Impulse response from Raised Cosine pulse shaping lter. Note that
the ideal impulse response is zero at sample points marked with a plus sign.
zero-crossings at multiples of Tc, see gure 4. In WCDMA the lter is chosen as
a Root Raised Cosine lter which implies that the total lter is a Raised Cosine
lter.
The resulting waveform sf (t) is called the low pass equivalent of the trans-
mitted signal
sHF (t) = <
n
sf(t)
p
2e2ifct
o
(6)
Equation (6) corresponds to part f) in Figure 1. Because the low pass equiv-
alent can be written as sf (t) = I(t) + iQ(t), the last step is referred to as
I/Q-modulation at carrier frequency fc. The carrier down link frequencies in
WCDMA ranges from 2110MHz to 2170MHz. To maintain power normaliza-
tion the low pass equivalent is multiplied with
p
2. Using this notation the
transmitted signal can be written as
sHF (t) = I(t)
p
2cos(2fct)−Q(t)
p
2sin(2fct) (7)
2.2 Multi Path Fading Channels
When a radio signal is transmitted over land the radio channel is character-
ized by multiple reflections and therefore strong variations in received signal
energy. This is caused by reflection against natural objects in the environment,
a phenomena called multi path propagation.
In WCDMA the chip duration corresponds to a distance of about 78m (cTc =
3  108=3840000  78). Typical path length dierences in urban areas range
from 200m to 300m. This means that multiple copies of the same chip do not
7
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Figure 5: Intensity prole of one fading path in a radio channel. The delay
spread Tm is usually much shorter than the chip duration Tc.
overlap. Under that assumption reflections from dierent objects can be treated
as separate paths and thus separated by the receiver (see [3]). In the following
section a model for one such path will be developed, see [2].
2.2.1 Flat Fading Channels
A general model of a time-varying communication channel can be represented
as a time-variant linear system with noise added at its output. In this section
the noise will be neglected. The output from such a channel can be written as
r(t) =
Z
h( ; t)sf (t− )d (8)
where h( ; t) denotes the complex time-varying impulse response and sf (t) the
low pass equivalent output from the transmitter. Further let
H(f ; t) =
Z
h( ; t)e−i2fd (9)
denote the Fourier transform of h( ; t) with respect to  . Now lets investigate
some of the statistical properties of h( ; t). If h( ; t) is assumed to be wide
Sense Stationary the autocorrelation function of h( ; t) with respect to  can be
dened as
(1; 2; t) = E[h(2; t+ t)h(1; t)] (10)
If components of the received signal with delay 1 are uncorrelated with compo-
nents with delay 2 the channel is called an Uncorrelated Scattering Channel.
Under this assumption (10) can be written as
(1; 2; t) = (2; t)(2 − 1) (11)
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The intensity prole of the channel (; 0) = () is a measure of the expected
received power as function of delay. The delay spread Tm (see gure 5) is
typically less than the chip duration Tc, which implies that each path can be
treated as a flat fading channel (see [3]). Under the assumption of flat fading
the output can be written as (see [2])
r(t) = H(0; t)sf (t) (12)
Now let’s investigate the time variations of H(0; t). Let’s assume a receiver
moving at speed v m/s receiving multiple signals with dierent delays all less
than Tc. Due to the Doppler eect dierent waves experience dierent frequency
shifts
fD =
fcv
c
cos() (13)
where fc denotes the carrier frequency and  the angle of incidence.
2.2.2 Multi Path Channels
Under the assumptions in Section 2.2, a multi path channel can be view as
several flat fading channels added together and with white noise added to the
output. The output can thus be written as
r(t) =
X
p
Hp(0; t)sf(t− p) + e(t) (14)
Where p denotes the delay of path p and e(t) is white noise with variance Ioc.
2.3 WCDMA Receiver
2.3.1 I/Q Demodulation
To retrieve the complex signal sf (t) the received signal sHF (t) (see 6) is rst split
into two parts. Then each part is multiplied with
p
2 cos(2fc) or −
p
2 sin(2fc)
respectively.
I^(t) = sHF (t)
p
2 cos(2fc) = (15)
= I(t)(1 + cos(4fct))−Q(t)sin(4fct)
Q^(t) = −sHF (t)
p
2 sin(2fc) = (16)
= Q(t)(1 − cos(4fct))− I(t)sin(4fct)
The next step is low pass ltering of the signals I^(t) and Q^(t) and then forming
the complex signal
s^f (t) = I^(t) + Q^(t)i = I(t) + iQ(t) (17)
Now lets assume a frequency error f in the receiver and thus
I^(t) = sHF (t)
p
2 cos(2(fc + f)) (18)
Q^(t) = −sHF (t)
p
2 sin(2(fc + f)) (19)
Using basic trigonometric identities it is possible to show that the resulting
received signal equals
s^f (t) = sf (t)e−2f (20)
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Figure 6: Principles of the RAKE receiver. Input to the RAKE receiver is the
I/Q demodulated, ltered, sampled and A/D converted signal Ri;j;k.
2.3.2 Filtering and A/D Conversion
To retrieve the complex sequence Si;j;k the received signal s^f (t) is ltered, sam-
pled and A/D- converted. Choosing the lter as the exact same lter used in
the transmitter and sampling at the correct moments, minimizes the probability
of error (see e.g. [1]). Because of the strong amplitude variations in the received
signal, the A/D converter must have a very big dynamic range. In a mobile
terminal this is not cost and power ecient, which motivates another solution.
One possible approach is the use of an amplier with variable gain prior to A/D
conversion. This device is constructed in such a way that it tries to keep the
signal power constant in the dynamic range of a much simpler A/D-converter.
This device, called AGC, will be described in further detail in Section 3.
2.3.3 RAKE Receiver
A receiver has to be able to cope with the fading and multi path properties of
the channel mentioned in Section 2.2. One such receiver is the so called RAKE
receiver. The RAKE receiver can be view as a number of receivers each tracking
its own signal path, these are referred to as RAKE ngers. The output from
each nger is then combined to a total received signal. The receiver can be split
into four parts, where each nger contains the rst three parts (see Figure 6).
 Path searching and path tracking
 Correlators
 Channel estimation and compensation
 Combining
2.3.4 Path Searching and Path Tracking
The task of this part is to identify the time delay positions with signicant
energy and delay the signal sent to the correlators. This is a rather complicated
area that is beyond the scope of this thesis. For information on Path Searching
and Path Tracking see [8],[6] and [9].
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2.3.5 Correlators
Assuming the channel model in section 2.2, perfect sampling and perfect path
tracking the received signal in each nger is given by
Ri;j;k = Si;j;k  hi;j;k + ei;j;k (21)
and according to section 2.1
Si;j;k =
X
n
nC
PN
i;j;kC
o
n;i;j;kUn;j;k (22)
The notation above gives the signal of interest from channel n, for chip i in
symbol j and slot k, where i = 0; 1:::Sf−1 and j = 0; 1:::Ns−1. The noise ei;j;k
consists of both thermal noise and signals transmitted by other transmitters at
the same frequency band. The disturbance ei;j;k is assumed to be white Gaussian
noise with mean value 0 and variance Ioc.
To retrieve the complex sequence of user data symbols for channel n, Un;j;k,
the received sequence is rst multiplied with the conjugate of the transmitters
complex spreading code CPNi;j;k and then multiplied with the orthogonal code
Con;i;j;k corresponding to channel n. This product is then integrated over one
symbol
U^
00
n;j;k =
1
Sf
Sf−1X
i=0
(CPNi;j;k)
Con;i;j;k(Si;j;khi;j;k + ei;j;k) (23)
using the properties of Con;i;j;k and C
PN
i;j;k together with the assumption that the
channel is constant during one symbol (23) reduces to
U^
00
n;j;k = nUn;j;khj;k + e
0
j;k (24)
The noise component e
0
j;k is still considered white Gaussian noise but is now
suppressed by a factor Sf compared to ei;j;k.
2.3.6 Channel Estimation and Compensation
To be able to retrieve the transmitted symbols after the fast phase and amplitude
disruption of the fading channel, a channel compensation has to be made. The
rst task is to make a channel estimate. WCDMA transmitters are always
equipped with a so called Pilot Channel. This is a channel with spreading factor
Sf = S
p
f only transmitting a prior known sequence of symbols. By multiplying
the received pilot symbols with the conjugate of the known pilot symbols and
then summing over Np symbols a primary channel estimate is obtained as
h^j;k = Upilot;j;kU^
00
pilot;j;k
h^k = 1Np
PNp−1
j=0 h^j;k
h^k = pilothj;k + e
00
k
(25)
where hj;k denotes the mean value of hj;k during slot k. Because the close
relationship in structure of (23) and (25) the noise component e
00
k is also assumed
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to be white Gaussian noise but with variance Ioc
Sp
f
Np
and mean 0. The primary
channel estimate could then be used in other channel estimate algorithms or
used as a channel estimate for slot k itself. A simple channel compensation is
to multiply the received symbols U^
00
j;k from channel n with the conjugate of the
primary channel estimate h^k for slot k according to
U^ 0n;j;k = nhj;kh^

kUn;j;k + e
0
j;k (26)
If the variations of hj;k are slow compared to the slot rate, that is if the channel
experienced during symbol j is approximately constant equal to the mean value
of the channel experienced during the entire slot k or
hj;k  hj;k (27)
This assumption is reasonable for moderate vehicle velocities. Under that as-
sumption (26) reduces to
U^ 0n;j;k  npilotjhj;kj2Un;j;k + e000j;k (28)
This thus leads to a good phase compensation for moderate vehicle velocities,
but the amplitude disruption, i.e. npilotjhj;kj2 is not compensated for.
2.3.7 Combining
To be able to utilize all received power the output from each nger has to be
combined in some way. Here three dierent methods will be briefly described;
Select Biggest, Equal Gain Combining and Maximal Ratio Combining.
The Select Biggest approach simply selects the nger which receives most
power, that is the nger for which jh^kj is the greatest. Equal Gain Combining
adds all ngers as
U^n;j;k =
Nf−1X
f=0
(U^ 0)fn;j;k (29)
where (U^ 0)fn;j;k denotes the compensated complex sequence from nger f and
Nf the number of ngers.
In the Maximal Ratio approach the rst step is to statistically describe how
good each nger is. This can be done by e.g. estimating the variance of the
channel estimate for each nger. Let h^fk denote the channel estimate for slot k
in nger f . Then one possible variance estimate can be obtained as
Ifk = V ar(h^
f
j;k) =
1
Np − 1
Np−1X
j=0
jh^fj;k − h^fk j2 (30)
Using this estimate in (29) the following combined output can be obtained
U^n;j;k =
Nf−1X
f=0
(U^ 0)fn;j;k
Ifk
(31)
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IQ
Figure 7: Ideal location of decision levels for 16QAM (dashed).
2.3.8 Hard Detection
After retrieving the complex sequence U^n;j;k a decision on which symbol that was
transmitted has to be made. A real WCDMA system uses so called soft decisions
because of the coding of the bit sequence prior to transmission. Coding and soft
decisions are however beyond the scope of this thesis, so only hard decision will
be considered. For a description of soft decisions see for example [1]
The channel compensation mentioned in Section 2.3.6 leads to a phase com-
pensation whereas the amplitude disruption is uncompensated for. When QPSK
modulation is used the amplitude information is not necessary to make a cor-
rect decision. The decision is only based on the phase of the received symbol.
To be able to make a decision for a symbol sent using 16QAM the amplitude
information is however essential.
2.3.9 Choice of Decision Levels
When using 16QAM the choice of decision levels, see Figure 7, is a non trivial
problem. In this section two simple methods will be presented. One way of
making the decision is to let the base station signal the transmitted power, that
is the specic  values, to the UE. To be able to decide where to put the decision
levels the channel estimate h^k has to be close to the real channel hj;k. If this is
the case the levels can be placed using equation (28) with Un;j;k equal to 2p10 .
A problem with this approach is that jhj;kj2 is unknown. This can be solved by
using the channel estimate from (25). When more then one nger is used the
channel estimate from all ngers are used with or without weights depending on
combining method. One reasonable choice of decision level for Maximal Ration
combining would thus be
Dn;k =
2p
10
n
pilot
Nf−1X
f=0
 h^fkIfk

2
(32)
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The Equal Gain Combining and Select Biggest Combining are just special
cases of Maximum Ratio Combining. The method used above has one big
drawback, the base station has to send power information once every slot. A
way around this involves making a power estimate of the received symbols in
the receiver. Such an estimate could for example be made as follows
P^n;k =
1
Ns
Ns−1X
j=0
U^n;j;kU^

n;j;k (33)
Using this estimate and knowledge of the amplitude levels in 16QAM, the am-
plitude decision levels could be determined. If the complex representation from
section 2.1.3 is used one possible way of choosing the decision levels would be
Dn;k =
2q
P^n;k
(34)
Now lets investigate the quality of this choice compared to the number of
symbols Ns. To simplify calculations the received user symbols Un;j;k will
be assumed to be normal distributed with mean value 0 and variance P =
EfUn;j;kUn;j;kg. It is also assumed that they are independent of each other,
which is a good approximation for single path channels. To simplify notation
the indexes n; k will be skipped. Now lets study the squared quotient between
the true decision level
D0 =
2p
P
(35)
and the decision level D. Let the quotient equal
x =
D
D0
=
P
P^
=
P
P + 
=
1
1 + P
(36)
, where  has mean 0. Under the assumption that P < 1 it is possible to do a
series expansion of (36) which gives
x =
1
1 + P
 1− 
P
(37)
Now lets derive an expression for the standard deviation of x.
V arfP^g = EfP^  P^g −EfP^g2 = (38)
=
1
N2s
E
8<:
Ns−1X
i=0
UiU

i 
Ns−1X
j=0
UjU

j
9=;− P 2 =
=
1
N2s
Ns−1X
i=0
Ns−1X
j=0
EfUiUi UjUj g − P 2 =
=
1
N2s
Ns−1X
i=0
Ns−1X
j=0
(EfUiUi gEfUjUj g+
+ EfUiUj gEfUjUi g)− P 2 =
= P 2 +
P 2
Ns
− P 2 =
=
P 2
Ns
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Which gives that
V arfg = P
2
Ns
(39)
Dfxg 
r
1
P 2
V arfg = 1p
Ns
(40)
If for example a level error of y% percent is expected x = 1 + y. A good hint
on the number of symbols, Ns, what should be used would then be
Ns  1
y2
(41)
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3 Automatic Gain Control
As mentioned in Section 2.3.2 the main function of the AGC is to limit the
dynamic range of the AD converter. One of the two main requirements of the
AGC is to have a large dynamic range. According to the 3G specications
(see [4]) the receiver must be able to handle signal levels between -106.7dBm
and -25dBm, where x dBm= 10x=10 mW. This corresponds to a dynamic range
of 81.7dB. The other main requirement is the settling time, i.e. the time it
takes for the AGC to stabilize at a new gain level after a step has been made
in received power. Such a step occurs for example when the WCDMA receiver
makes measurements on the signal quality from neighbouring base stations. One
possible scenario is that a neighbouring base station is transmitting at a dierent
carrier frequency. The I/Q demodulator then changes carrier frequency for a
short period of time, which leads to a abrupt change in received power. To
minimize the measuring time the AGC must compensate for the new received
power as fast as possible.
VGA chain
VGA chain
LNA
Automatic Gain Control
yQ
yI
ADC
ADC
u
Figure 8: Simplied view of Automatic Gain Control, Variable Gain Amplier
Chain and Low Noise Amplier.
To be able to understand the Automatic Gain Control or AGC algorithm,
the surrounding blocks have to be briefly described. An overview of the AGC
and the surrounding blocks can be found in gure 8.
3.1 Low Noise Amplier
The LNA is implemented in the radio frequency part of the receiver and thus
the rst amplier the received signal encounters. The low noise properties of
the LNA is critical to the function of the receiver. The making of RF ampliers
with low noise properties is a dicult matter so therefore it is not ecient
to have more than a few operating modes. The gain changes are modeled as
instantaneous, which in reality of course is not the case.
3.2 Variable Gain Ampliers
The next step after the LNA is two chains of Variable Gain Ampliers or VGAs.
The signal from the LNA is split up into its I and Q parts (see section 2.3.1) and
then fed to the VGA chains. To be able to meet the dynamic requirements of
81.7dB the VGA chain consists of a number of VGAs with gains in the interval
-15 to 15dB and with a resolution of between 0.5dB to 2dB.
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dn
un kn yn
Figure 9: Model of one Variable Gain Amplier with DC error dn.
The VGAs are all modeled as a static gains, without any dynamics at all.
The changes in gain happens instantaneously and to the exact value. In reality
this is of course not the case. There is both a small time delay and a lack of
accuracy in the gain. In this thesis these errors are not modeled. The DC oset
induced by imperfections in the VGAs is modeled as a constant disturbance on
the input of each VGA (see gure 9). This disturbance only changes when the
gain of the amplier is changed. If a very small DC disturbance, typically in
the range of -5mV to 5mV, enters at the rst amplier the impact at the last
step in the amplier chain is very big. Lets assume a chain with 10 ampliers
each at their maximum gains 12dB. The disturbance will then be amplied a
factor 120dB which equals a factor 106 in amplitude or a factor 1012 in power.
This will probably lead to saturation somewhere in the amplier chain and thus
a great decay in performance. To counteract this, a DC compensation loop is
inserted somewhere in the amplier chain. If the compensation loop is inserted
too early in the chain the risk of saturation will be greater towards the end. On
the other hand if the compensation loop is inserted at the end of the amplier
chain saturation might occur before the loop. If the compensation loop is not
placed at the last amplier there will be a remaining DC error at the output
of the chain. To compensate for this, the output from the amplier chain is
high-pass ltered.
kn
1
s
dn
un yn
−Kc
Figure 10: Model of one Variable Gain Amplier with DC error dn and DC
compensation loop with gain Kc. The notation 1s denotes an integrator.
18
d0
u0 k0
−Kc
kn
1
s
dn
uny0 yn uN
dN
yN HPkN
uc
y
HP
Figure 11: Model of VGA chain.
3.2.1 DC Compensation Loop
As mentioned in section 3.2 a DC compensation loop has to be inserted in the
amplier chain. A simple such compensation is to try to determine the DC
level at the output yn and the simply subtract it at the input. Perhaps the
simplest way to determine the DC level at the output is to integrate the signal
yn. To be able to change the bandwidth of the compensation loop a constant
Kc is inserted in the loop (see Figure 10). Using the notation in gure 10 an
expression for the closed loop transfer function can be obtained as
G(s) = kn
s
s+ knKc
(42)
Using the common denition of bandwidth it is easily obtained that the band-
width !c of G(s) equals knKc. Here one can observe that !c depends on kn.
To maintain the same bandwidth the integrator gain Kc has to be changed
according to
Kc =
!c
kn
(43)
3.2.2 State Space Model
The AGC is a nonlinear time varying system, which is hard to model analytically.
The VGA chain on the other hand is a linear time invariant system as long as
the gains are constant. Because the controller runs at a low speed compared
to the chip rate it is possible to use this model between the sample points of
the controller. Now lets derive a state space model (see e.g. [11]) for the VGA
chain under the condition of constant gain kn. Lets consider the VGA chain in
Figure 11. The output from stage i can be written as
yi = ki(ui + di) (44)
ui = yi−1 (45)
where i takes the values i = 0; 1; ::; N except for i = n. For this special case
we have to consider the DC compensation loop. Using the notation in Figure
11 the output yn from stage n can be written as
duc
dt
= −Kc  yn (46)
yn = kn(dn + uc + un) (47)
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Down log(−)
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Controller
log(Pref)
Figure 12: The control algorithm rst forms the average instantaneous power
Py . Then Py is low pass ltered and fed through a log function. The control
error is then formed and fed to the regulator which calculates a new gain.
The last part of the VGA chain is the high pass lter HP. This lter is mod-
eled as a rst order HP lter with bandwidth !HP . One possible state space
representation of such a lter is
dx
dt
= −!HP  x+ yN (48)
yHP = yN − !HP  x (49)
Putting the equation above together gives a second order state space model
as follows

_x(t)
_uc(t)

= A

x(t)
uc(t)

+B
26664
u0(t)
d0(t)
...
dN (t)
37775 (50)
yHP (t) = C

x(t)
uc(t)

+D
26664
u0(t)
d0(t)
...
dN (t)
37775 (51)
The matrixes A,B,C,D are all dependent on the gain k0:::kN and the chosen
bandwidths !c and !HP .
3.3 The AGC Algorithm
The task of the controller is to control the two chains of VGAs and the LNA so
that the estimated power is as close to a preferred value as possible. Because
of the large dynamic range of the VGA chain the desired gain values Ak are
represented in the logarithmic domain. A control algorithm that performs this
task is presented in Figure 12.
First the I and Q channel are fed to a power estimator. One way to develop
a power estimator is to rst form the instantaneous mean power of the I and Q
channel as
P^y =
y2I + y
2
Q
2
(52)
The next task is to low pass lter P^y to form a time average of the received
power. The low pass lter has bandwidth !pow, the choice of bandwidth is
a trade of between speed and noise. A very low bandwidth will result in a
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GR 2β
z −1
2log(α)+log(P )
u
log(Py)log(Pref)
Figure 13: The control problem in the logarithmic domain.
slow tracking of received power which might lead to decreasing step response
performance of the AGC. On the other hand a very high bandwidth will lead to
a noisy power estimate which might lead to a lot of unnecessary gain changes.
As mentioned in section 3.2 changes in gain induces DC disturbances.
Next the low pass ltered instantaneous power estimate is down sampled
and compared to the reference value Pref . This control error is used as input
to the controller which controls the VGA chain and LNA. The controller can
send gain changes to the VGA chain and LNA one or several times per slot.
Now lets derive a simple model of the AGC. First lets assume that the LNA
and VGA can be viewed as one amplier placed after I/Q demodulation. If all
VGA and LNA dynamics are neglected the output from the VGA chains and
LNA can be written as
yI;Q = eAkuI;Q (53)
where  and  are constants depending on the dynamic range of the VGA chain.
The approximation of no VGA dynamics is based on the fact that the controller
works at a speed much lower then the bandwidth of the DC blockers and thus it
is assumed that all DC transients have disappeared before the next gain change.
The instantaneous power of y can then be written as
Py = Pu(eAk)2 (54)
where Pu is the instantaneous power of the input u. If the time constant of
the low pass lter is much shorter than the update rate of the controller the
dynamics are reduced to a time delay and the problem can be viewed as a linear
control problem in the logarithmic domain. Taking the logarithm of (54) gives
log(Py) = log(Pu) + 2Ak + 2 log() (55)
Using the control structure in gure 12 the problem can be viewed as a linear
control problem with log(Py) as the measured variable and Ak as controller out-
put. The process to be controlled consists of a static gain 2 and a disturbance
log(Pu) + 2 log(), see gure 13. The measured output Py can then be written
as
log(Py) = G1(z)log(Pu) +G2(z)log(Pref ) (56)
where
G1(z) = 11+2GR(z)z−1 G2(z) = 2GR(z)G1(z) (57)
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There are two objectives in the choice of G1(z). The AGC should be able to
track and compensate for the fadings in Pu and have a low settling time after
a step change in Pu. This implies a high pass structure of G1(z) with cut o
frequency higher then the speed of the fadings. On the other hand the AGC
must not destroy the modulation of the signal. That is, the cut o frequency
must not be too high. The requirements on G2(z) is only to be able to keep a
constant reference value, this correlates to a low pass structure with suciently
high cut o frequency. Choosing a PI-controller on the form
GR(z) = KP +
KI
z − 1 (58)
gives the transfer functions
G1(z) =
(z − 1)z
z2 + (2KP − 1)z + (KI −KP )2 (59)
G2(z) =
(zKP + (KI −KP ))2
z2 + (2KP − 1)z + (KI −KP )2 (60)
To be able to make a control design the constant  has to be determined.
To be able to calculate  an assumption on the so called gain resolution must
be made. As an example the VGA gain resolution could be chosen as 1dB. The
constant  is determined by the following equation.
eAk = 10
GAk
20 (61)
Putting  = 1 and the gain resolution  G=1dB gives
 =
G
10log10 (e2)
 0:115 (62)
One reasonable pole placement could for example be z1;2 = 0:27 0:58i which
corresponds to continuous poles with !  1:83  104 rad/s and   0:36 if the
AGC is run 10 times per slot. These poles correspond to KI = 3:8 and KP = 2.
The Bode diagram for G1(z) and G2(z) can be found in gures 15 and 16. If
both KI and KP are increased equally the poles will move according to the root
locus in Figure 14. The system becomes instable if KI > 9:12 and KP > 4:8
which corresponds to a factor 2:4 larger then the original design.
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Figure 14: Root locus for G1(z). The system becomes instable for KI > 9:12
and KP > 4:8 which corresponds to a factor 2:4 larger then the original design.
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Figure 15: Bode diagram for G1(ei2f=fs).
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Figure 16: Bode diagram for G2(ei2f=fs)
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3.4 Selection of Power Reference Value
When choosing the power reference Pref one has to take both underflow and
overflow into account. Choosing Pref is a trade o between both these cases.
Now lets derive an optimum Pref for dierent number of bits.
Let x(t) denote the AD converter input and x^(t) the AD converter output.
In this section x(t) is assumed to be normal distributed with variance 2 and
mean 0. The AD converted signal is represented as an odd integer in the range
(2n − 1), where n is the number of bits. Choosing Pref could be viewed as
optimizing the signal to quantization noise ratio
SNR =
P
t(x(t) − x^(t))2P
t x
2(t)
(63)
with respect to the ratio between  and dynamic range of the AD converter. To
simplify the optimization the AD converter decision levels are chosen so that it
operates as a quantier and limiter. This implies that the problem is reduced
to minimizing the SNR with respect to  and choosing Pref  2opt.
The results for dierent number of bits in the AD converter together with
AD converter dynamic range, ADrange, are given in table 1.
Number of Bits opt ADrange ADrange=opt Pref
3 3.60 7 1.94 13
4 6.10 15 2.46 37
5 10.6 31 2.92 112
6 19.5 63 3.23 380
Table 1: Optimal power references
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4 Simulation environment
To be able to investigate the AGC impact on the total performance, a simple
WCDMA system had to be simulated. This is the main contribution of this
thesis. The choice of simulation environment fell on Matlab much due to its
simple user interface and powerful matrix algebra routines. In this section it
will be described how each of the parts described in section 2 were implemented.
BSE NC RRC Channel
Noise
RRC Delay N∆ Scale
RAKE HD BERAGC
Figure 17: The dierent block of the simulation environment. First the Base
Station Emulator (BSE) generates a complex sequence which is up sampled and
fed to a Root Raised Cosine lter (RRC). The signal then passes through a
multi path fading channel and is then disrupted by white Gaussian noise. In
the receiver the signal is once again ltered and then delayed and down sampled.
Then the signal is scaled and then fed to the AGC. The RAKE receiver then
tries to isolate the dierent components and despreads the user symbols. A
hard detection is then made on which symbol that was transmitted and the Bit
Error Rate (BER) is then calculated.
4.1 Base Station Emulator
The rst block in the simulation chain is the Base Station Emulator (BSE).
To get realistic results it is preferable that the signal fed to the channel is a
good approximation of the real signal from a base station. To achieve this the
BSE was equipped with 5 user-data channels , one channel only transmitting
zeros corresponding to the pilot channel (CPICH) and one channel to emulate
all remaining channels. Implementing every channel exactly as in a real base
station would be way to complicated and would not make the simulations more
exact. For simplicity the BSE power is normalized to 1. The channelization
codes are denoted Co(l; nr) where l denotes the level in the Walsh code tree and
nr the code number see Appendix A.
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4.1.1 Common Pilot Channel
The Common Pilot Channel (CPICH) is implemented as a binary sequence of
only zeros sent using QPSK with spreading factor Sf = 256. This corresponds
to just sending the complex sequence e

4 i. In the simulations the CPICH uses 10
percent of the total transmitted power of the BSE which implies that ECPICHc =
0:1. This correspond to CPICH =
p
0:1. This corresponds to the power used
for the pilot channel in a fully loaded cell according to the specication [4]. The
orthogonal channalization code used for CPICH is Co(9; 0).
4.1.2 Dedicated Down Link Physical Data Channel
The ve user-data channels are implemented as ve independent random bi-
nary sequences sent using 16QAM or QPSK and with variable spreading factors
ranging from 4 to 512. The powers and the spreading factors of the dierent
channels can be specied as an input to the BSE.
4.1.3 Orthogonal Channel Noise Simulator
The Orthogonal Channel Noise Simulator or OCNS is used to emulate all re-
maining channels transmitted from the BS in WCDMA. It is implemented as a
random binary sequence sent using QPSK with spreading factor Sf = 256. The
OCNS uses the remaining power of the BS. The orthogonal channalization code
used for OCNS is Co(9; 1).
4.1.4 Spreading
The next step is to add all channels and multiply the resulting sequence with a
complex spreading code. In a real WCDMA system this code is generated us-
ing two shift registers with feedback. In the simulations however the spreading
sequence is generated as a random binary sequence modulated using QPSK. Im-
plementing the shift register generation is unnecessarily complicated and would
not help improve the simulations, because the main objective is to generate a
random process which is easily done using Matlab’s random number generator
instead.
4.2 Filtering and I/Q Modulation
The output from the BSE consists of a complex sequence of length 2560 times
the number of slots generated. In reality the complex sequence is now fed
through an analog pulse shaping lter. To simulate this the complex sequence
is oversampled a factor Nc. This is done by inserting Nc− 1 zeros between each
sample. The choice of over sampling factor Nc is based on a requirement to
be able to simulate a sample mismatch of 1=Nc chip in the receiver. The pulse
shaping lter, as mentioned in section 2.1.4, is chosen so that h(t)  h(t) has its
zero-crossings at multiples of the chip period. A lter fullling this property
is the Root Raised Cosine lter which is specied in [4]. The RRC has the
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Figure 18: Total frequency response from data lters used in WCDMA. In
WCDMA  = 0:22 i used.
following spectral properties
H(!) =
8>><>>:
p
Tc; 0  j!j  1−Tc r
Tc
2
n
1− sin
h
Tc
2

j!j − Tc
io
; 1−Tc   j!j  1+Tc 
0; j!j  1+T 
(64)
Taking the inverse Fourier transform of (64) gives the impulse response (see [4])
h(t) =
sin

 tTc (1− )

+ 4 tTc cos

 tTc (1 + )

 tTc

1−

4 tTc
2 (65)
where Tc is the pulse width. Choosing  is a tradeo between narrow spectrum
and low ringing amplitude. Theoretically, even a very low  provides no ringing
at the sample points, but due to timing jitter a low  in practise leads to inter
chip interference (ICI). So a high  provides a narrow spectrum and a low 
provides less ICI. WCDMA uses  = :22. Figure 18 shows the total frequency
response jH(!)j2.
When implementing the RRC lter the impulse response must be nite. This
is achieved be simply truncating h(t) so that the remaining part represents more
than 99% of the total energy. It can be shown that choosing t = −5Tc:::5Tc
fullls this property. The continuous impulse response h(t) is then sampled with
a frequency of NcTc . Let the sampled impulse response be denoted
h() = h(t) ; t =  TcNc ;  = −5Nc; :::; 5Nc (66)
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and the sampled complex sequence
s(l) = s(t) ; t = l TcNc l = :::;−1; 0; 1; ::: (67)
To maintain the BSE power normalization after up sampling and ltering the
transmitted signal s(l) has to be scaled. To do this an expression for the power
of the received, ltered and down sampled sequence Ri;j;k has to be derived.
To simplify calculations the channel will be ignored in this section. This is
not a problem if the dierent paths are treated as independent and the noise
is uncorrelated with the transmitted sequence. Under these assumptions the
received and ltered signal rf (l) is equal to
rf = s  h  h+ e  h (68)
where e(l) is complex white noise with variance 2e . To retrieve the complex
sequence Ri;j;k the received signal rf (l) is down sampled a factor Nc. Because
the noise is assumed to be independent to the transmitted signal it is possible to
separate the two contributions to the total power. Lets consider the contribution
from the transmitted signal. If the noise is ignored the received down sampled
signal can then be written as
R(n) = rf (nNc) =
25NcX
1=−25Nc
hRC()  s(nNc − ) (69)
where hRC = h  h, which is of length 4  5Nc − 1. To simplify notation the
sequence Ri;j;k is denoted R(n) where n = i+ Sf (j + kNs). Now lets derive an
expression for the mean power of R(n). The mean power can be written as
E[R(n)R(n)] =
X
1
X
2
h2(1)  h2(1)E[s(nNc − 1)s(nNc − 2)] (70)
Using the properties of s(t) (see (5)) it is possible to show that
E[R(n)R(n)] = 2s
10X
m=−10
h2RC(mNc) (71)
where
2s = E[Si;j;kS

i;j;k] (72)
To maintain power normalization the transmitted signal s(t) thus has to be
scaled with  
10X
m=−10
h2RC(mNc)
!−1=2
Throughout the simulations only the low pass equivalent (see section 2.1.4)
is used. Implementing the radio frequency signals in Matlab would be much too
memory and processing demanding. The possible decay in performance due to
this approximation is assumed negligible.
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4.3 Simulating Multi Path Fading Channels
The channel implementation is split into three parts. First the complex fading
multi path components Hp(0; t) are generated then the signal is delayed and
multiplied and nally complex white Gaussian noise is added (see (14)).
Hp(0; t) is generated as an average of a variable number of phasors of equal
amplitude and initially equally distributed random phase rotating at random
frequencies according to
Hp(0; t) =
1
N
N−1X
n=0
cn;pe
i2tfD;n;p (73)
The Doppler frequencies fD;n are generated using (13). To reduce the com-
putational eort Hp(0; t) is sampled at a lower speed (typically a factor 100)
than e.g the NcTc used in the ltering. This is possible because at moderate
vehicle speeds, typically 3km/h, the channel varies much slower than the chip
rate. To achieve a good channel approximation the sample rate is changed
according to vehicle speed. The sample speed is then increased to match the
rest of the channel. When simulating many slots typically more than 100, the
memory requirements become vary large. This is solved by dividing the H(0; t)
into smaller parts, typically 10-100 slots. To accomplish this, the state i.e. the
position of the N phasors is used as initial phase for the next part. A problem
with this approach is that it is impossible to scale Hp(0; t) so that
1
T
T−1X
t=0
Hp(0; t)Hp(0; t) = 1 (74)
without generating Hp(0; t) twice. When Hp(0; t) is very long this is not a prob-
lem because it is possible to show that E[Hp(0; t)Hp (0; t)] = 1. For shorter
channels the average channel power has to be compensated for. Another ap-
proach is to rst calculate the mean power of the channel and then use this as
a scaling factor. The drawback with this method is that the channel has to be
generated twice. This method is however used in the simulations.
The complex white Gaussian noise is generated as e(t) = K(e1(t) + e2(t)  i)
where e1(t) and e2(t) are white normal distributed random process with variance
equal to 1 and K a real valued constant. Now lets derive an expression for K.
Using the same type of calculation as in section 4.2 it is possible to show that
the power contribution from the noise is equal to
E[R(n)R(n)] = 2e
5NcX
=−5Nc
h2() (75)
In section 2.3.5 the noise, ei;j;k, eecting the received sequence Ri;j;k is dened
to have variance Ioc. Using (75) it is possible to show that if
K =
s
Ioc
2
P5Nc
=−5Nc h
2()
(76)
the variance of ei;j;k will equal Ioc.
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4.4 Sample Mismatch and Rate Conversion
When the analog signals are sampled in a real receiver a sampling jitter is
present. To be able to simulate this jitter the channel and pulse shaping lters
are sampled at a higher speed than the sampling frequency used in the actual
receiver. To emulate the sampling jitter a delay of D samples is inserted before
the LNA amplier in the receiver chain. Depending on the sample rate of the
channel,Nc, sampling jitters down to Tc=Nc seconds can be simulated.
To match the actual sampling rate of the receiver the signal has to be down
sampled a factor N = NcNr , where Nr is the over sampling factor in the receiver.
Then the down sampled signal is fed to the LNA.
4.5 AGC
In a real WCDMA receiver the LNA is placed in the RF part of the receiver.
Because all signals in this thesis are so call low pass equivalents, this proposes
a problem when the system is to be simulated. This problem was solved by
placing the LNA after I/Q demodulation. This approximation was also used in
section 3.3 where the control design was made. To be able to simulate the AGC
in a realistic way the incoming signal is scaled to a level comparable to the actual
voltage level in a real receiver. This helps the modeling of e.g. DC components.
Because the low pass lter in the power estimator has very poor damping of
high frequencies one can’t really talk in classical terms of bandwidth. Instead a
parameter p will be used to describe the properties of the low pass lter. Lets
assume a low-pass lter on the form
y(n) = 2−py(n− 1) + (1− 2−p)x(n− 1) (77)
Then the p parameter determines the memory of the low pass lter. Old samples
have a relative weight of (1− 2p)n. So for example if p is equal to 7 the relative
weight will be less than 1 percent for n > 600.
4.5.1 VGA model
To be able to simulate the model derived in section 3.2.2, it has to be discretized.
One possible way to do this is to use the so called Euler Forward approximation
d
dt
 q − 1
h
(78)
where q denotes the forward shift operator, i.e. qx(t) = x(t + 1), and h the
sampling interval. Using this approximation (50) becomes

x(k + 1)
uc(k + 1)

= (1 + hA)

x(k)
uc(k)

+ hB
26664
u0(k)
d0(k)
...
dN (k)
37775 (79)
yHP (k) = C

x(k)
uc(k)

+D
26664
u0(k)
d0(k)
...
dN (k)
37775 (80)
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4.5.2 Automatic Gain Control Algorithm
As mentioned in section 3.2.2 the entire AGC system is a non linear time varying
system, which implies that the use of fast linear system models is out of the
question. But as mentioned in Section 3.2.2 the VGA chain can be viewed as
a linear time invariant system, if only observed between gain changes. This
property is of course utilized in the simulations. First a state space model
according to Section 3.2.2 is calculated for all possible combinations of gains.
Then the VGA chain is simulated by block wise usage of Matlab’s LTI tool box.
The state at the end of each block is used as initial state to the following. The
length of each block, Nb, depends on how often the AGC is run (AGCperSlot)
and the over sampling factor (Nr) as
Nb =
2560 Nr
AGCperSlot
(81)
Each block is then fed to to the power estimator and a control signal is calculated
according to (58).
4.6 RAKE
The RAKE receiver is implemented as one Matlab function calling one other
correlator function. In the simulations the path delays p are predened and thus
known, so no path tracking is done. This is of course an idealized situation. The
correlators are implemented as proposed in Section 2.3.5. The complex pseudo
random spreading code CPNi;j;k and the orthogonal channalization code C
o
i;j;k are
inputs to the correlator function. Channel estimation and compensation is done
as mentioned in Section 2.3.6. There, it was mentioned that if pilot was known
it could be compensated for. As a result of this, both a raw version with
only phase compensation and a version for which pilot is compensated for are
available as output from each nger. To be able to use the Maximal Ratio
combining approach a variance estimate also has to be calculated. This is done
as proposed in Section 2.3.6. The three combining methods mentioned in Section
2.3.6 are implemented as proposed and are chosen as a parameter to the RAKE
function.
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5 Simulations
To evaluate dierent parameter congurations a number of simulations were
made. The main focus of this thesis is the AGC impact when changing from
QPSK modulation to 16QAM modulation, but other parameters will also be
investigated. Through out all simulations a number of parameters are used,
they will be explained below. All simulation blocks have a large number of pa-
rameters, but all are not of interest in these simulations. These are all described
in a separate internal Ericsson user manual. To start with, a number of power
denitions will be explained. Some are mentioned in other sections as well, but
they will all be put together here. Then all other parameters of interest in the
simulations will be described.
Ior is the total transmitted power of the base station (default value 1).
Ioc is the total received noise power after ltering.
Ec is the transmitted power of a specic channel. The Base Station Emulator
allows the specication of one Ec for each of the ve DPCCHs (default
value -2dB for the rst channel and −1 dB for the rest).
Sf is the spreading factor used for the channel in interest (default value 16).
Es is the power per symbol according to
Es = Sf Ec
Eb is the power per bit. For QPSK the number of bits per symbol, N , equals
two and for 16QAM four.
Eb =
Es
N
BER is the raw bit error rate, i.e. the number of bit errors divided by the total
number of transmitted bits. Depending on the code rate, i.e. the ratio
between the number of data bits and the actual number of transmitted
bits. If a code rate of 1/3 is used, i.e. three bits are transmitted for each
data bit, a BER of approximately 10% is acceptable. To be able to use
code rates of 3/4 BER of approximately 5% or less must be achieved.
nbits is the number of bits used in the AD converter (default value 4).
Nr is the over sampling factor used in the AGC (default value 4)
AGCperSlot is the number of AGC sampling points per slot.
p is a parameter describing the memory of the power estimator low pass lter
(see Section 4.5). The default value for p is 7.
One of the ideas with HSDPA (High Speed Down link Packet Access) is to direct
a very big portion of the total base station energy Ior to one user for a short
period of time. Therefor a very big Ec/Ior is used in most simulations, typical
values used in simulations are -1dB to -3dB. This corresponds to directing 80%
to 50% of the total base station power to one user. In an actual WCDMA system
each HSDPA channel is mapped to ve channels with less relative power. The
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method used in the simulations is however equivalent to this. When comparing
dierent implementations or modulation techniques a common measure is to
investigate what the corresponding decay in signal to noise ratio would be. If
for example a 1 path fading channel is to be compared with an AWGN channel,
the BER versus SNR is plotted for both channels. Then the dierence in SNR
is measured for a given BER. The dierence between the two graphs is then a
measure of the loss in SNR ratio due to a 1 path fading channel. This will be
referred to as SNR loss from here on.
The simulations marked as ideal slow AGC refers to a very slow ideal AGC
that is not able to track the fast power changes due to fadings. The AGC used
in the simulations models DC disturbances and have a DC blocker bandwidth
of 20kHz.
The slow ideal AGC is implemented as a static gain scaled as follows. The
signal is scaled to generate as less under- and overflow as possible. This is
achieved if the signal is scaled so that the dynamic range of the AD converter,
ADrange, divided by the standard deviation of the signal, , equals the ratio in
table 1.
5.1 Theoretical QPSK Verication
When implementing such a large simulation system in a quite short period of
time it is important to be able to verify the results. One way to do so is to
compare simulated raw bit error rates with theoretical results. Now lets derive
an expression for the BER as function of signal to noise ratio. Lets assume a
WCDMA system as described in Section 2, but under the assumption of a one
path AWGN channel. Let us also assume that all symbols are equally probable
and contribute in the same way to the bit error. The last assumption is valid
because the modulation scheme for QPSK is symmetric. Now lets derive an
expression for the probability of bit error given that the symbol
h
1+ip
2
i
corre-
sponding to [00] was transmitted (see Figure 2). If U^n;j;k denotes the received
symbol the probability for error equals
Pb =
1
2
P (<fU^n;j;kg < 0;=fU^n;j;kg > 0) (82)
+
1
2
P (<fU^n;j;kg > 0;=fU^n;j;kg < 0)
+ P (<fU^n;j;kg < 0;=fU^n;j;kg < 0)
Now lets assume that the real (<) and imaginary (=) parts of U^n;j;k are inde-
pendent and equally distributed. Under this assumption (82) simplies to
Pb = P (<fU^n;j;kg < 0) = P (=fU^n;j;kg < 0) (83)
Now the distribution of <fU^n;j;kgmust be determined. If the channel is assumed
to be an AWGN channel Equation (24) in Section 2.3.5 simplies to
U^n;j;k = U^ 00n;j;k = nUn;j;k + e
0
j;k (84)
where e0j;k is Gaussian noise with variance
Ioc
Sf
. If the real and imaginary parts
of e0j;k are assumed to be independent <fU^n;j;kg is normally distributed with
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mean np
2
and variance Ioc2Sf . Then
Pb = 1− 
 r
EcSf
Ioc
!
(85)
where
(x) =
1p
2
Z x
−1
e−t
2=2dt (86)
is the cumulative probability function for a normal distributed variable with
mean 0 and variance 1. In gure 19 the theoretical bit error rate together with
a simulated BER is plotted. The channel energy ratio Ec=Ior was kept constant
equal to -2dB. All other relevant parameters where kept at their defaults. As can
be seen in Figure 19 the theoretical BER is almost identical to the simulated
BER, which veries the function of the simulation environment used in this
simulation.
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Figure 19: Theoretical and simulated BER versus Ior=Ioc for QPSK with AWGN
channel and xed Ec=Ior=-2dB. The theoretical BER is identical to the sim-
ulated BER, which veries the function of the simulation environment used in
this simulation.
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5.2 Automatic Gain Control Investigations
To gain an understanding on how the AGC works a number of simulations with
two dierent channels and two dierent control designs were made. Theses
simulations are mainly to illustrate the dierent signals and the basic principles
of AGC. The hardest channel cases for the AGC are the single path cases.
Therefore one channel case with one path corresponding to a vehicle velocity
of 30km/h and one corresponding to 120km/h was simulated for 30 slots using
16QAM modulation for the dierent cases. To only see the eects of AGC no
noise was added, this corresponds to Ior=Ioc = 1. All other parameters were
kept at the defaults. In gures 20 to gure 23 the real part of the input to the
AGC together with the real part of the AD converted output is shown. The
power estimate, AGC gain output and bit errors are also given. To be able to
compare the AGC with a receiver without an AGC the bit error is also plotted
for a receiver only using an AD converter.
In 20 the terminal is traveling at a velocity of 30km/h. Here a big gain in
performance can be seen with the use of an AGC. This is because when traveling
at moderate speeds the channel estimator is able to make good estimations of
the channel, so most bit errors are due to quantization eects, which are reduced
by the AGC. The output from the AGC seems to be saturated all the time, but
this is not the case. Because of the large amount of data points plotted the signal
looks saturated. To save power it is desirable to be able to run the controller
as seldom as possible. In Figure 21 the controller is only run 1 time per slot
compared to 10 times in the other cases. This corresponds to making the control
design 10 times slower. As can be seen the controller is too slow to be able to
track the fast fadings of the channel, but this doesn’t have a very big impact on
bit error rate.
When a 120km/h channel model is used (see Figure 22) the channel estimator
can’t make an accurate estimate of the channel and thus most bit errors are due
to the poor channel estimate. The performance gain due to AGC is thus not
as big as for the 30km/h channel model. Another problem is that the AGC
seems to be too slow to handle the fast fadings of the channel. In Figure 23 the
same channel model is used but now with a faster control design. The designed
used is the 40krad/s design from Section 5.7. There doesn’t seem to be any
large improvement when a faster control design is used. This is probably as
mentioned before due to the poor channel estimate.
In general it can be seen that most bit error occur when the channel is fading.
This is because the signal to noise ratio drops when the terminal enters a fade,
and thus more bit errors are generated. The quantization eects also become
more signicant if the AGC is unable to track the fadings.
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Figure 20: Real parts of input and output together with power estimate, gain
output and bit errors for Ior=Ioc =1. 1 path channel model corresponding to a
vehicle velocity of 30km/h. Slow control design with !=18.3k rad/s. The AGC
is able to track the fadings and thus greatly reduces the number of bit errors
compared to just using a AD converter and a static gain.
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Figure 21: Same prerequisites as in Figure 20 but with an AGC working once
per slot instead of 10 times a slot. The AGC is unable to track the fadings,
but this does not seem to degrade performance greatly compared to having the
AGC run 10 times per slot.
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Figure 22: Same prerequisites as in Figure 20 but with a channel corresponding
to 120km/h. The AGC design is too slow to be able to follow the fast fading
of the channel. The increased bit errors are probably due to the fact that the
channel estimator is two slow to make a good channel estimate at velocities that
high.
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Figure 23: Same prerequisites as in Figure 22, but with a faster control design
with !=40k rad/s. This does not seem to improve performance very much,
because of the poor channel estimate.
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5.3 AGC Step Response Evaluation
To gain a further understanding of the AGC problem a number of step response
simulations were made. The step response was created by multiplying the in-
coming signal with a constant corresponding to the desired step amplitude. In
the simulations a positive and negative step of 40dB was used. The AGC al-
gorithm is implemented so that when the LNA changes value the VGA chain
must change the gain in the opposite direction to maintain the same gain level.
To be able to see the eects of the DC disturbances the DC levels were
varied from 0mV to 1000mV. A realistic level in the receiver would be between
0mV and 10mV. The DC blocker bandwidths were chosen to 5kHz to make the
DC eects more visible. The input consisted of a complex normal distributed
random process with mean 0 and variance according to the desired input level.
In gures 24 and 25 dierent control designs are simulated. One observation
that can be made is that the positive step response is faster than the negative.
If we assume a 4 bit AD converter, the discrete power levels range between
1 and 225. The reference value used in this simulation is 35. The controller
works in the logarithmic domain which implies that the maximum dierences
between desired power and the current power is -15dB and 8dB respectively. For
a positive 40dB step, the power level saturates at 1, which leads to a dierence
of -15dB. For a negative step of 40dB the power level saturates at 225 which
gives a dierence of 8dB and thus leads to less control action than the positive
step.
Figure 26 shows the positive step response with an AGC design with band-
width, !=18.3krad/s, and damping  = 0:36 for 1mV and 50mV DC distur-
bances. In the power estimate gure the DC transients can be seen. The DC
transient is larger after the LNA switch because the VGA chain changes gain
very fast and thus the DC level changes fast as well.
If the DC levels are very high the system can become instable, this is il-
lustrated in Figure 27. DC levels that high are however not realistic in a real
receiver.
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Figure 24: Negative step of 40dB at t=5 slots for three dierent AGC designs.
All controllers have relative damping  = 0:36. The AGC algorithm is imple-
mented so that when the LNA changes value the VGA chain must change the
gain in the opposite direction to maintain the same gain level.
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Figure 25: Positive step of 40dB at t=15. The positive step is faster than the
negative one in Figure 24. If we assume a 4 bit AD converter, the discrete power
levels range between 1 and 225. The reference value used in this simulation is
35. The controller works in the logarithmic domain which implies that the
maximum dierences between desired power and the current power is -15dB
and 8dB respectively. For a positive 40dB step, the power level saturates at 1,
which leads to a dierence of -15dB. For a negative step of 40dB the power level
saturates at 225 which gives a dierence of 8dB and thus leads to less control
action than the positive step.
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Figure 26: Positive step response with an AGC design with bandwidth,
!=18.3krad/s, and damping  = 0:36 for 1mV and 50mV DC disturbances.
In the power estimate gure the DC transients can be seen. The DC transient
is larger after the LNA switch because the VGA chain changes gain very fast
and thus the DC level changes fast as well. As long as the transients have disap-
peared before the next AGC sample point, the DC disturbances does not eect
the performance very much.
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Figure 27: Same AGC design as in gure 26. If the DC levels are very high the
system can become instable. DC levels that high are however not realistic in a
real receiver.
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5.4 Automatic Gain Control Evaluation
To gain an understanding of the dierent parameters in the AGC a number of
simulations with dierent channels and parameters will be made. In the early
version of the High Speed Data Packet Access or HSDPA specication three
dierent delay proles are proposed [5]. The delay proles can be found in
tables 2, 3 and 4.
Relative Delay (ns) 0 110 190 410
Relative Power (dB) 0 -9.7 -19.2 -27.8
Table 2: Delay Prole Pedestrian-A (PA)
Relative Delay (ns) 0 200 800 1200 2300 3700
Relative Power (dB) 0 -0.9 -4.9 -8.0 -7.8 -23.9
Table 3: Delay Prole Pedestrian-B (PB)
Relative Delay (ns) 0 310 710 1090 1730 2510
Relative Power (dB) 0 -1.0 -9.0 -10.0 -15.0 -20.0
Table 4: Delay Prole Vehicular-A (VA)
The three dierent delay proles are specied with velocities between 3km/h
and 120km/h according to Table 5. An extra delay prole with only one path
and delay 0ns was also simulated. This channel is referred to as vehicular-B or
VB. The two channels corresponding to a velocity of 120km/h are to be seen as
tests of robustness. The HSDPA system is not intended to operate at vehicle
velocities higher then 30km/h, and therefore high bit error rates are expected.
BER versus Ior=Ioc was simulated for the ve dierent channel models. The
ration Ec=Ior was kept constant equal to -2dB, which corresponds to 63% of
the total base station energy. This is a realistic choice in HSDPA contexts. The
results with no AGC are made with just an AD converter instead of the AGC.
The AGC was run at 10 times per slot and all other parameters were kept at
their defaults.
All simulations marked ideal slow AGC are as mentioned before performed
with a very slow ideal AGC implemented as a static gain chosen to minimize
the quantization errors.
In Figure 28 the Pedestrian-A channel corresponding to a velocity of 3km/h
was simulated. The AGC improves performance more at low noise powers be-
cause the quantization eects are relatively small compared to the noise eects.
The Select Biggest Combining (SBC) gains some from the AGC, whereas the
Equal Gain Combining (EGC) does not gain anything compared to not using
the AGC. This is because in channel PA-3 the second strongest path is -9.7dB
weaker than the strongest one, which means that the SBC probably chooses the
rst path most of the time and thus is very sensitive to fadings. The EGC on
the other hand uses more then one path and thus it not as sensitive to fadings.
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Channel Velocity Delay Prole Note
PA-3 3km/h PA
PB-3 3km/h PB
VA-30 30km/h VA
VA-120 120km/h VA
VB-120 120km/h - One path with delay 0ns
Table 5: Dierent channels used in simulations.
Another interesting result of the simulation is that the SBC method is better
than the Equal Gain Combining (EGC) method. This is also due to the fact
that the second strongest path has a very low energy compared to the strongest
one. The strongest path disrupts the information in the other paths, and thus it
is better to ignore that information. The loss of power when ignoring the weaker
paths is only 0.5dB compared to if all path powers would have been collected.
At high noise powers however the performance is worse with an AGC even for
the SBC method. This is probably due to the fact that the inaccuracy induced
by the fading channel is small compared to that from the noise. The imperfec-
tions in the AGC then degrades the performance more then the AGC improves
inaccuracy due to fadings. What parameters in the AGC that dominates the
decay in performance will be investigated in later sections.
Then the PB channel corresponding to a velocity of 3km/h was simulated.
The PB-3 channel has two paths with almost equal power (0dB and -0.9dB) and
one third with a bit less power (-4.9dB). One would expect this channel to be
less sensitive to fadings and thus the AGC shouldn’t improve the performance
much. Because the three major paths are almost equal in power one would
expect that they should disrupt each other which should lead to a performance
decay compared to the PA-3 channel where there is one dominating path. Figure
29 conrms these predictions. The SBC methods is, as expected, better then
the EGC method. The reason for this is that the power in the second and
third most powerful paths are signicant compared to the rst one. Ignoring
the information in all other paths will lead to a loss of performance. The AGC
doesn’t improve performance for any combining method, not even for very low
noise powers. This is because the quantization eects are much smaller then
e.g. the inter chip interference caused by multi path propagation.
The delay prole Vehicular-A is similar to the delay prole Pedestrian-B, so
one should expect similar results. Because of a higher vehicle velocity in the
channels VA-30 and VA-120 the AGC is expected to improve performance more
than for the PB-3 channel. In Figure 30 and Figure 31 the results from the
simulations can be found. As expected the performance improvement due to
the AGC increases with higher velocities.
As can be seen in gure 32 the performance improvements due to AGC
become more signicant for lower signal to noise ratios. The VB-120 channel is
a one path channel which makes it more sensitive to fadings. If there is a deep
fade there are no other paths carrying information and thus the quantization
eects become more signicant. When there is only one path present the two
combing methods EGC and SBC merge in to one method.
From these simulations one could draw the conclusion that the AGC doesn’t
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really improve the performance of the receiver very much. This is however not
true. To be able to track very slow variations in received power, slow fading,
that occurs i.e. when a receiver moves behind a house or another big obstacle,
the receiver has to be equipped with an AGC. Another task for the AGC is to
improve performance when entering compressed mode, that is when the termi-
nal i.e. wants to perform measurement on neighbouring base stations or other
carrier frequencies.
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Figure 28: BER with and without AGC and dierent combining methods ver-
sus Ior=Ioc for 16QAM with channel PA-3 and xed Ec=Ior=-2dB. The two
combining methods are Equal Gain Combining (EGC) and Select Biggest Com-
bining (SBC). The AGC improves performance for SBC at low noise levels.
Select Biggest Combing is better than Equal Gain Combining because of the
similarities to a single path delay prole. The slow ideal AGC simulations are
performed with a very slow ideal (no DC lters) AGC that is unable to track
the fadings.
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Figure 29: Same prerequisites as in Figure 28 except for the use of channel
model PB3. Channel model PB3 has a delay prole with two dominating paths.
That makes the receiver less sensitive to fadings and thus no improvement is
gained with AGC. The slow ideal AGC simulations are performed with a very
slow ideal (no DC lters) AGC that is unable to track the fadings.
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Figure 30: Same prerequisites as in Figure 28 except for the use of channel
model VA30. The delay prole used in VA30 is similar to the one used in PB3
and thus the same results are expected. Because the two dominating paths are
further separated, the VA30 channel model gives a bit better result despite the
higher velocity. The disruption caused by inter chip interference still dominates
over the disruption caused by fading and thus nothing is gained with AGC. The
ideal slow AGC simulations are performed with a very slow ideal (no DC lters)
AGC that is unable to track the fadings.
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Figure 31: Same prerequisites as in Figure 30 except for the use of channel
model VA120. Because of the higher velocity the eect of fading become more
signicant and thus the receiver gains more from AGC than in Figure 30.The
slow ideal AGC simulations are performed with a very slow ideal (no DC lters)
AGC that is unable to track the fadings.
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Figure 32: Same prerequisites as in Figure 31 except for the use of channel model
VB120. Because VB120 has a single path delay prole the receiver is much more
sensitive to fadings and thus the AGC improves performance compared to not
using AGC. The ideal slow AGC simulations are performed with a very slow
ideal (no DC lters) AGC that is unable to track the fadings.
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5.5 Impact of DC Blocker Bandwidth
As could be seen from the simulations in Section 5.4 the use of AGC does not
always improve performance. The reason for this is that the AGC disrupts the
signal which causes inter chip interference. In this section the impact of DC
blocker bandwidths will be investigated.
To be able to isolate the impact from DC blocker bandwidth the DC dis-
turbances were set to zero. The raw bit error rate BER was simulated versus
Ior=Ioc for dierent bandwidths. The channel was chosen as PA-3, because the
dierence between AGC and no AGC was most conspicuous for this channel.
The Select Biggest Combing method was chosen, because it gave the best results
in previous simulations with the PA-3 channel. All other parameters were set
to their default values.
The result from the simulation together with the BER for the simulation
without AGC can be found in Figure 33. As a comparison it could be mentioned
that the simulations in Section 5.4 were all made with bandwidth equal to 20kHz.
In gure 33 one can see that the AGC with DC blocker bandwidth equal
to 0kHz is almost as good as no AGC at all at BER equal to 10%. From this
the conclusion is drawn that the DC blockers play a very important role. It
seems that the performance loss due to AGC is almost totally due to the DC
blockers. This implies that if the DC disturbance levels can be improved so that
the bandwidth of the DC blockers can be lowered a signicant gain in SNR can
be accomplished. There are no big dierences at BER equal to 5% compared
to BER equal to 10%. At high SNRs the drawback with a very slow ideal AGC
become visible.
It is dicult to optimize the DC blockers bandwidths using simulations. The
reason for this is that it is essential to model the DC disturbances very accurate,
which is very hard. Such an optimization must be done using measurements.
Therefor it is pointless to draw any conclusions on absolute optimal bandwidths.
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Figure 33: BER versus Ior=Ioc for dierent bandwidths and xed Ec=Ior=-2dB.
Increasing the DC blockers bandwidths leads to more inter chip interference
and thus increased BER. The dierence between AGC with bandwidths equal
to 0kHz and an ideal slow AGC is less than 0.02dB at 10% BER, so the decay in
performance is almost totally due to the DC blockers. The dierence between
0kHz and 20kHz, which is the bandwidth used in most simulations, is approxi-
mately 0.35dB at 10% BER. There are no big dierences at BER equal to 5%
compared to BER equal to 10%. At high SNRs the drawback with a very slow
ideal AGC become visible.
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5.6 Impact of number of bits in AD converter
Another parameter in the WCDMA receiver is the number of bits used in the
AD converter. In this simulation 4 versus 5 bits will be investigated. The raw
bit error BER was simulated versus Ior=Ioc for 4 and 5 bits. The choice of
channel once again fell on PA-3 because the big dierence with and without
an AGC. The results for 4 and 5 bits with and without AGC can be found in
Figure 34.
When the number of bits is increased to 5 the receiver without AGC gains
more than the one with AGC. The SNR gain is approximately 0.1dB respectively
0.05dB at BER equal to 10% and 0.25dB and 0.1dB at BER equal to 5%.
The reason for this is that when a larger dynamic range is used in the AD
converter the receiver is less sensitive to quantization eects induced by the
fading channel. Increasing the number of bits is cost full and power demanding
because the memory size must be increased. From this the conclusion is drawn
that 4 bits is enough, because other problems such as the DC blocker are of
greater importance.
0 2 4 6 8 10 12 14 16 18 20
10−2
10−1
I
or
/I
oc
 dB
BE
R
AGC 4bits           
ideal slow AGC 4bits
AGC 5bits           
ideal slow AGC 5bits
Figure 34: BER versus Ior=Ioc for dierent number of bits in the AD converter
and xed Ec=Ior=-2dB. The AGC uses 20kHz DC blockers. The performance
gain for the receiver with AGC is approximately 0.05dB for 4bits compared to
5bits at BER equal to 10%, whereas the receiver with an ideal slow AGC gains
approximately 0.1dB at 10% BER. At BER equal to 5% the corresponding
dierences are 0.1dB and 0.25dB.
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5.7 Impact of Dierent AGC Designs
In this section a number of control designs will be evaluated. There is no
ambition to optimize the design with respect to raw bit error but to see how
dierent designs influence performance in dierent cases. Two dierent channel
models will be used, the PA-3 model and the VB-120 model. The second one is
a one path channel which is more AGC critical, because there is no diversity at
all. Simulations were made both with and without DC error and DC blockers.
There were no principle dierences for dierent DC blockers bandwidths, so only
the simulations with DC disturbances and DC blockers with bandwidth 20kHz
will be presented here. The raw bit error BER was simulated versus Ior=Ioc
for dierent control designs. The designs were made according to the design
method used in Section 3.3 but with the controller bandwidth, !, ranging from
10krad/s to 40krad/s. The relative damping was kept constant equal to 0.36.
The AGC was run at 10 times a slot with all other parameters at their default
values. The dierent designs can be found in Table 6
Speed (krad/s) 10 13 15 18.3 20 30 40
KP -1.2 -0.1 0.7 2.0 2.6 5.6 7.0
KI 1.5 2.3 2.8 3.8 4.3 6.6 7.6
Table 6: Dierent AGC designs with relative damping equal to 0.36.
For the PA-3 channel it seems that it is better to have a slow AGC compared
to having a faster one. This is due to the fact that the fadings of the PA-3
channel are very slow so there is no problem for a slow controller to compensate
for them. If however a fast controller is used unnecessary gain changes decay
performance. There is also no dierence between high and low signal to noise
ratios. The results from this simulation can be found in Figure 35. At BER
equal to 10% the SNR loss from 40krad/s to 10krad/s is approximately 0.07dB
and at BER equal to 5% 0.13dB.
When using the VB-120 channel model however, there are dierences be-
tween high and low signal to noise ratios. For a low SNR the noise is almost
equal in amplitude compared to the fading part of the signal. This leads to that
the fadings do not dominate the received signal. For a high SNR however the
fading part of the signal is totally dominant and thus the speed of the AGC
is more important. The optimal AGC speed diers in the two dierent cases.
The low signal to noise ratio case is more equal to the slow fading channel PA-3
whereas the high signal to noise ratio case requires a faster AGC design. The
BER versus Ior=Ioc results can be found in Figure 36.
To determine the optimal bandwidth for the VB-120 channel in these sim-
ulations the BER was plotted versus bandwidth for Ior=Ioc equal to 14dB and
4dB, which correspond to 5% BER and 10% BER. The optimum bandwidth
decreases with decreasing Ior=Ioc. For Ior=Ioc equal to 14dB the optimum is
approximately 30krad/s whereas the optimum for 4dB is close to 20krad/s. The
investigation is not to be seen as real optimization, but only to give some in-
sight. As mentioned before the AGC has to be faster if SNR is lower, which is
proved by this simple simulation.
The SNR loss for the 10krad/s AGC, which is the optimal choice among
the simulated for the PA-3 channel, is approximately 0.25dB compared to the
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20krad/s AGC at 10% BER. At 5% BER the 10krad/s is to slow to achieve such
low bit error rates, and thus no results are available.
These simulations indicate that the SNR loss is bigger if a slow AGC is used
compared to a fast one, but as mentioned in Section 5.4 the VB-120 channel is
not a realistic case for HSDPA and thus a slower AGC design is preferred.
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Figure 35: BER versus Ior=Ioc for dierent bandwidths (!) with constant rel-
ative damping equal to 0.36 and xed Ec=Ior=-2dB. The channel used in this
simulation is the PA-3 channel model. Because of the low velocity a slow AGC
design is better. At BER equal to 10% the SNR loss from 40krad/s to 10krad/s
is approximately 0.07dB and at BER equal to 5% 0.13dB. From this the con-
clusion is drawn that the AGC design does not eect BER signicantly for the
PA-3 channel.
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Figure 36: Same prerequisites as in Figure 35 except for the use of the channel
model VB-120. The optimal bandwidth is 20krad/s for Ior=Ioc equal to 4dB,
which corresponds to 10% BER. For 5% BER (at 14dB) the optimal bandwidth
is 30krad/s. The SNR loss for the 10krad/s AGC, which is the optimal choice
among the simulated for the PA-3 channel, is approximately 0.25dB compared
to the 20krad/s AGC at 10% BER. At 5% BER the 10krad/s is to slow to
achieve such low bit error rates, and thus no results are available.
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Figure 37: To determine the optimal bandwidth for the VB-120 channel in these
simulations the BER was plotted versus bandwidth for Ior=Ioc equal to 14dB
and 4dB, which correspond to 5% BER and 10% BER. The optimum bandwidth
decreases with decreasing Ior=Ioc. For Ior=Ioc equal to 14dB the optimum is
approximately 30krad/s whereas the optimum for 4dB is close to 20krad/s. The
investigation is not to be seen as real optimization, but only to give some insight.
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5.8 Frequency Error
The goal of this simulation is to investigate the impact of an error in the carrier
frequency fc on the raw bit error. For a description of frequency error see
Section 2.3.1. Simulations with both static AWGN (Additive White Gaussian
Noise) channel and 1 path fading channels were made. To be able to compare
the 16QAM results to the present modulation technique QPSK both modulation
techniques were simulated. The transmitted power Ec is assumed to be known
and thus no power estimation of the received symbols was made.
First two simulations with a static AWGN channels were made. The bit
error rate (BER) was simulated versus Ior=Ioc for a xed Ec=Ior. Because no
fading channel was used the simulations were made without an AGC. 16QAM
modulation is more signal to noise ratio demanding so a higher Ior=Ioc was
used to get the same BER as for QPSK. In the AWGN simulations a 4 bit AD
converter was used and the channel versus base station energy Ec=Ior was xed
to -2dB. All other relevant parameters were kept at their defaults.
In Figure 38 the result for dierent frequency errors are presented. In the
current 3GPP specication the requirement on frequency error is 200Hz or less.
For QPSK modulation a frequency error of 200Hz gives a loss in SNR of approx-
imately 0.7dB, whereas a frequency error of 50Hz only gives a loss of 0.06dB at
10% BER compared to no frequency error. At 5% BER the SNR loss increases
somewhat, 50Hz gives 0.07dB and 200Hz gives 1.1dB.
In gure 39 BER versus Ior=Ioc for 16QAM modulation is plotted. 200Hz
frequency error gives a SNR loss of 2.2dB, 50Hz error a loss of 0.1dB and 100Hz
a loss of 0.5dB at 10% BER. At 5% the corresponding gures are 0.2dB for
50Hz and 1dB for 100Hz. This shows that the frequency error must be kept at
a level below 100Hz to have the same impact as for QPSK with frequency errors
at 200Hz.
To investigate if the performance degrades further with a 1 path fading
channel and an AGC working at 10 times per slot basis another simulation was
made. The 1 path fading channel corresponds to the channel experienced by a
terminal moving at a speed of 100km/h. All other parameters were xed to their
default values (see section 5). In Figure 40 it can be seen that the performance
degrades further with a fading channel and an AGC. The corresponding SNR
loss at 10% BER is for 200Hz is 4dB, 0.65dB for 100Hz and 0.15dB for 50Hz. At
5% BER the corresponding gures are 0.65dB for 50Hz and 4.6 dB for 100Hz.
From these simulations the conclusion is drawn that a frequency error below
100Hz is acceptable for AWGN channels whereas the frequency error must be
kept below 50Hz for high speed fading channels.
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Figure 38: BER for dierent frequency errors versus Ior=Ioc for QPSK with
AWGN channel and xed Ec=Ior=-2dB. A frequency error of 200Hz gives a
SNR loss of 0.7dB.
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Figure 39: Same prerequisites as in Figure 38 except for 16QAM modulation.
If the frequency error is kept below 100Hz the SNR loss is comparable to the
SNR loss for QPSK at 200Hz.
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Figure 40: Same prerequisites as in Figure 39 except for a one path fading chan-
nel model corresponding to a vehicle velocity of 100km/h. Here the frequency
error must be kept below 50Hz have a SNR loss comparable to QPSK at 200Hz.
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5.9 Decision Level Error
There are several imperfections in the receiver that influence bit error. LO
Leakage and IQ-Imbalance are investigated in [12] and frequency errors were
investigated in the previous section. When the modulation technique 16QAM
is used, the hard decision making is a bit more complicated than for QPSK
modulation. In QPSK the only relevant information is the phase of the received
symbols, whereas 16QAM is dependent on amplitude information as well. The
purpose of this simulation is to investigate how sensitive 16QAM is to errors in
the decision levels. 1000 slots of 16QAM modulated data over a 1 path fading
channel corresponding to a velocity of 100km/h was simulated and the decision
levels were changed in the interval -20dB to 20dB. This notation is dened as
20log10( levellevel0 ), where level0 is the correct decision level. The AGC was run 10
times per slot and Ec=Ior=-2dB and Ior=Ioc=-4dB. All other parameters were
set at their defaults.
In gure 41 it can be seen that, as expected, only bit 3 and 4 are influenced
by the decision level error. The reason for this is that bit 1 and 2 can be view
as QPSK modulated because of the coding mentioned in section 2.1.2. The
BER for bit 3 and 4 appears to be unsymmetrical. The reason for this is that
the absolute error for i.e. 1dB and -1dB are unequal. If the correct decision
level is assumed to be unity, then the absolute errors equal 0.1220 and -0.1087
respectively. To further investigate the impact of decision level error the BER
was simulated under the same circumstances as above, but now versus Ior=Ioc.
The result is shown in gure 42. In gure 42 one can see that i.e a decision level
error of 2dB corresponds to a SNR loss of 1.95dB at 10% BER. The SNR loss
due to decision level error for dierent level errors is presented in table 5.9.
level=level0 [dB] SNR Loss [dB] at 10% SNR Loss [dB] at 5%
-0.6 0.14 0.2
0.6 0.1 0.25
-1.2 0.49 1.0
1.2 0.51 1.4
-2 1.28 3
2 1.95 7
Table 7: SNR losses at 5% and 10% BER due to decision level errors for 16QAM.
To get an idea on achievable decision level errors let us calculate the level
error in dB for a situation where the power estimate (33) is made over one
slot. The calcualtions are made according to Section 2.3.9. Both positive and
negative absolute errors will be presented. The decision level errors for dierent
spreading factors would then be
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Spreading factor D(x) Positive level=level0 [dB] Positive level=level0 [dB]
4 0.040 0.34 -0.35
8 0.056 0.47 -0.50
16 0.079 0.66 -0.72
32 0.11 0.92 -1.0
64 0.16 1.3 -1.5
128 0.22 1.8 -2.2
256 0.32 2.4 -3.3
Table 8: Level errors in dB corresponding to an absolute error equal to the
standard deviation for dierent spreading factors. A spreading factor of about
16 gives acceptable results at 10% BER.
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Figure 41: BER versus decision level error using 16QAM for vehicular velocity
equal to 100km/h. Amplitude information only crucial for bit 3 and 4. Ec=Ior
xed at −2dB and Ior=Ioc equal to −4dB.
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Figure 42: BER versus Ior=Ioc for dierent decision level errors using 16QAM
for vehicular velocity equal to 100km/h with Ec=Ior = −2dB.
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5.10 Quantization Eects on Orthogonality
In Section 2.1.3 it was described how dierent channels within the same trans-
mitter are separated by the use of orthogonality. But how do imperfections in
the receiver influence the orthogonality between channels? To investigate this
BER was simulated versus Ec=Ior with Ec=Ioc constant. In theory the raw bit
error should not be aected when changing Ec=Ior if Ec=Ioc is kept constant,
but when a channel is using a very small part of the total base station energy im-
perfections in the receiver become signicant. 1000 slots of 16QAM and QPSK
was simulated with an AWGN channel. Because no fading channel was used
no AGC was necessary. If a simulation with an AGC would have been done,
the problem of choosing Pref for dierent number of bits occurs. This would
have introduced another parameter, which would have influenced the results.
All other parameters were kept at their default values.
In Figure 43 BER versus Ec=Ior using QPSK modulation is simulated for
dierent number of bits in the AD converter. To be able to have channels with a
very small portion of the total base station energy the AD converter should have
at least 5 bits. If for example 50 speech channels share the same base station the
corresponding Ec=Ior equals approximately -17dB. To maintain good separation
between channel in this case a 6 bit AD converter is needed.
One of the ideas in HSDPA is however to direct a very large portion of the
total base station energy to on channel. Typical Ec=Ior rates range from 1dB
to perhaps -5dB. To investigate the quantization impact on 16QAM 1000 slots
were simulated and the result is given in Figure 44. Because a large portion of
the base station energy is used, quantization eects are moderate. As seen in
the simulation a 4 bit AD converter is sucient.
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Figure 43: BER versus Ec=Ior for constant Ec=Ioc=-3dB using QPSK modula-
tion and with a AWGN channel. The quantization eects become more visible
with lower signal to noise ratios. In an ideal receiver all BER should have been
constant.
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Figure 44: Same as Figure 43 but with 16QAM modulation and Ec=Ioc=3dB.
The quantization eects become more visible for 16QAM than for QPSK mod-
ulation.
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6 Conclusions and Future Research
From the simulations the conclusion is drawn that 16QAM is more sensitive
to frequency errors than QPSK and that an important parameter in the AGC
is the DC blocker bandwidths. It looks like the current requirement of 200Hz
frequency error must be lowered to 50Hz for the receiver to be able to use
16QAM modulation.
The optimal AGC design depends on the type of channel model used, but it
seems that a slower AGC design is preferred when compared to a faster one in
respect to bit error rate. In the step response simulations however a faster AGC
design is preferable. What controller to choose thus depend on the requirements
of the step response. The AGC seems to be more important at high signal to
noise ratios because the fading become more visible in that case.
Some of the simulation results might give the impression that the AGC does
not improve performance at all. If however the results of slow fading are also
considered the AGC is crucial to the functionality of the receiver.
The choice of DC blocker bandwidth is an important parameter that must be
given some attention. Choosing the DC block bandwidth is a trade o between
disrupting the signal and rejecting DC. Today the DC levels are relatively small
and thus the DC blocker bandwidth can be lowered compared to the 20kHz used
in most simulations.
All simulations have been made without making a power estimate of the
received symbols. This implies that the base station must signal the current
power to the UE. In a real WCDMA system this is not the case, and thus fu-
ture investigations should implement for example the power estimation solution
instead.
A subject of future research would be to add coding and interleaving to the
simulation environment, which will give some more insight in the subject.
It could also be investigated how the receiver performs with a GRAKE struc-
ture, see [10].
One way to improve the DC disturbance rejection would perhaps be to es-
timate the DC disturbances and then use some kind of feed forward in the
compensation loop. This could be a eld of future investigations.
71
72
References
[1] John G. Proakis. Digital Communications
McGraw-Hill, 1995.
[2] Lars Ahlin & Jens Zander Principles of Wireless Communications
Studentlitteratur, 1998.
[3] Harri Holma & Antti Toskala. WCDMA for UMTS
Wiley, 2000.
[4] 3rd Generation Partnership Project. 3GPP TS 25.101 V3.9.0 (2001-12)
[5] 3rd Generation Partnership Project. 3GPP TR 25.890 V0.0.draft (2002-
02)
[6] Hajime Hamada, Michiharu Nakamura, Tokuro Kubo, Morihiko Minowa
and Yasuyuki Oishi.
Performance Evaluation Of The Path Search Process For The W-CDMA
System
49th VTC 1999
[7] Michel Mouly and Marie-Bernadette Pautet.
The GSM System for Mobile Communications
M. Mouly et Marie-B. Paulet, 1992
[8] Hiroyuki Atarashi, Sadayuki Abeta, Mamoru Sawahashi and Fumiyuki
Adachi.
Iterative Decision-Directed Path Search and Channel Estimation For Multi
carrier/DS-CDMA Broadband Packet Wireless Access
50th VTC 2000
[9] Satoru Fukumoto, Koichi Okawa, Kenichi Higuchi, Mamoru Sawahashi and
Fumiyuki Adachi.
Path Search Performance and Its Parameter Optimization of Pilot Symbol-
Assisted Coherent Rake Receiver for W-CDMA Mobile Radio
IEICE TRANS. FUNDAMENTALS, VOL.E83-A, NO.11 NOVEMBER
2000
[10] Gregory E. Bottomley, Tony Ottosson and Yi-Pin Eric Wang
A Generalized RAKE Receiver for Interference Suppression
IEEE Journal on Selected Areas in Communications, Vol 18, no. 8
August 2000
[11] Sven Spanne. Linea¨ra System
KF Sigma, 1997
[12] Johan Candreus and Oskar Drugge.
Modelling, Analysis and Compensation of LO Leakage and IQ-Imbalance
in a UTMS Receiver
Department of Computer Science and Electrical Engineering, Lulea Uni-
versity of Technology, 2001
73
74
A Orthogonal Code Generation
To be able to fully separate individual channels from each other the real valued
spreading codes Coi;j;k have to be orthogonal to each other. Orthogonal codes
must fulll the following properties
 Full correlation with itself
 No correlation with another orthogonal codes
These two properties can be summarized as
1
Sf
Sf−1X
i=0
Con;i;j;kC
o
m;i;j;k =

0; n 6= m
1; n = m (87)
One way of generating such codes is to use a Walsh code tree, see Figure 45.
The basic principle behind this method is that every code on level i forms two
codes on level i + 1. The rst consists of two copies of the previous one and
the second of one copy and one inverted copy. These codes have the property
that they are all orthogonal within the same level, but only orthogonal to codes
higher up in a dierent branch. The codes are numbered Coi;j;k(l; nr) where
nr = 0; 1; ::; 2j − 1 and l denotes the level in the tree starting at 1.
1
11 10
1111 1100 1010 1001
Figure 45: Generation of orthogonal Walsh codes. A 0 represents −1 and a 1 a
1 when converted to complex representation.
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